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Abstract
Ever higher demands for stability, accuracy, reproducibility, and monitoring
capability are being placed on Low-Level Radio Frequency (LLRF) systems
of particle accelerators. Meanwhile, continuing rapid advances in digital sig-
nal processing technology are being exploited to meet these demands, thus
leading to development of digital LLRF systems. The rst part of this course
will begin by focusing on some of the important building-blocks of RF sig-
nal processing including mixer theory and down-conversion, I/Q (amplitude
and phase) detection, digital down-conversion (DDC) and decimation, con-
cluding with a survey of I/Q modulators. The second part of the course will
introduce basic concepts of feedback systems, including examples of digital
cavity eld and phase control, followed by radial loop architectures. Adaptive
feed-forward systems used for the suppression of repetitive beam disturbances
will be examined. Finally, applications and principles of system identication
approaches will be summarized.
1 Introduction
In this lecture we shall examine various aspects of Low-Level Radio Frequency (LLRF) systems for
particle accelerators. These LLRF systems typically collect measurements of amplitude, phase, and
frequency, perform various signal processing and computational processes on that data, and then use the
outcome to monitor, control, and regulate RF elds in particle accelerators. The LLRF applications can
be classied into monitoring, feedback, and feed-forward systems. The range of typical RF frequencies
in particle accelerators varies widely starting from a few MHz (e.g., in ion accelerators) and going up to
tens of GHz (e.g., high-gradient acceleration structures operating at 30 GHz). The variety of accelerators
demands LLRF systems with different requirements. The boundary conditions for the LLRF systems
depend on their eld of application, e.g., linear or circular machines, normal or super-conducting RF
systems, pulsed or CW operation, or even electron or hadron accelerators. A short incomplete list of
typical LLRF applications is given in Table 1. The rapid advances in digital technology over the last
decade have prepared the ground for applications of digital systems in the eld of LLRF. The question
arises why implementations of digital systems have found their way into LLRF applications to such a
large extent. There are some disadvantages with respect to their analog counterparts but on the other
hand, they offer many advantages. A comparison of digital and analog LLRF systems is given in Table 2
[1]. In feedback systems, the biggest advantage of analog systems is their short loop latency. Whenever
high loop bandwidths are required, analog systems still continue to be the only realistic alternative.
Table 1: Typical low-level RF applications
Application Task
Cavity eld loops Control amplitude and phase of accelerating RF elds in cavities
Tuner loops Control resonant frequencies of RF cavities
Radial and phase loops Control radial beam positions and phases in circular machines
Klystron loops Control amplitude and phase of klystrons
RF gymnastics Control bunch splitting and merging in circular machines
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Table 2: Comparison of digital versus analog RF applications
Digital Analog
implementation learning curve + software effort easier / known
latency longer short
data acquisition/control (I/Q) sampling (also direct) amplitude/phase,
or Digital Down Conversion (DDC) IF down conversion
algorithms sophisticated simple
state machines, exception handling linear, time-invariant
(example: PID control)
multi-user full limited
remote control + diagnostics easy, often no additional difcult,
hardware necessary often extra HW necessary
exibility/recongurability high, easy upgrades limited
drift/tolerance no drifts, repeatability drift (temperature, etc.),
component tolerance
signal transport distance longer short
without distortions
radiation sensitivity high small
However, the increasing processing speed of digital systems now often allows them to cover the loop
bandwidth demands and therefore supersede analog systems.
To characterize digital LLRF systems, we can break them down into four main building blocks
which are shown in Fig. 1. RF signals from the accelerator, e.g., from probe antennas or directional
couplers, are down-converted (if necessary) and conditioned in the rst block, which typically includes
ltering, amplication and/or attenuation. The second block comprises the digitization process, while
Fig. 1: Main blocks of RF applications. Feedback and feed-forward systems close the loop (blue box) while
monitoring applications provide the processed RF field information to other sub-systems or to the control system.
the third block deals with the digital signal processing of the sampled RF elds. Depending on the hard-
ware and algorithms, the extracted information is supplied to the control system for monitoring purposes
or to any other sub-system requiring this information. In case of feedback applications, which close the
signal path, the correction signals resulting from the control algorithms usually need to be converted back
to analog RF signals of precise amplitudes, phases, and frequencies. This can be achieved by digital-
to-analog converters and various up-conversion schemesvery often so-called vector modulators are
used. Basic principles of these techniques will be described in the section covering the fourth building
block. These four basic building blocks which form LLRF systems also form the basis of many other
accelerator applications, e.g., diagnostic applications like beam-position monitoring measurements, or-
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bit feedbacks, and bunch-by-bunch feedback systems. Sharing of digital hardware platforms provides
grounds for common development. As in every feedback system, the ultimate remaining error is dom-
inated by the measurement process which includes systematic errors, accuracy, linearity, repeatability,
stability, resolution, and noise. In the following sections, we shall rst discuss these four building blocks
before proceeding on to an introduction to feedback systems, adaptive feed-forward algorithms, and
system identication.
2 Signal conditioning and down conversion
Digital systems require the transformation of analog signals into the digital domain. This is achieved
by analog-to-digital converters (ADC, A/D converters). In most cases, analog preprocessing has to be
applied prior to the A/D conversion because the sampling frequencies, analog input bandwidths, and the
bit resolution of ADCs are limited. This preprocessing typically consists of amplitude scaling (ampli-
cation, attenuation) along with ltering and frequency translation to an intermediate frequency or to
baseband. The digitization of high-frequency carrier signals is very often not possible or reasonable. Al-
though today’s ADCs already reach the giga-samples per second domain with even higher analog input
bandwidths, the requirements for ADC clock and aperture jitter become more and more stringent. This
is even more critical with under-sampling schemes in which signals are sampled outside the rst Nyquist
zone, which means any clock and/or aperture jitter has a large impact on the resulting error. The system
designer always has to evaluate the trade-off between sampling speed and dynamic range of an ADC.
Each additional effective bit of an ADC provides 6 dB more in terms of dynamic range. Very often it
is better to use analog circuits in conjunction with ADCs to implement automated gain control (AGC)
functions to ensure that the signal to be sampled falls within the ideal dynamic range of the chosen ADC.
Taking into account these technical limits, frequency translations to lower intermediate frequencies are
essential in many RF applications. This is usually achieved by RF mixers, whose basic functionality will
presently be introduced. Since frequency conversions are non-linear operations, RF mixers cannot be re-
alized by linear-time-invariant (LTI) components or circuits. Instead, the translation is achieved by either
time varying or non-linear circuits, e.g., diodes. An ideal mixer is usually represented by a multiplier
symbol (see Fig. 2) with two input ports and one output port. The signal at the output port is the vector
Fig. 2: Ideal RF mixer with input signals yRF (t) and yLO(t)
multiplication of the signals at the two input ports. One of the input signals is the reference signal, the
local oscillator (LO). Using some trigonometric product-to-sum identities and assuming two sinusoidal
input signals with amplitudes ARF , ALO and frequencies fRF , fLO, the multiplied output signal yIF
can be represented as
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The input signal is translated to two output frequencies, the upper (fRF +fLO) and the lower (fRF−fLO)
sideband signals. Mixers are used for down- and up-conversion. In the case of down-conversion, the RF
and LO signals are high-frequency inputs while the resulting output signal is the intermediate frequency
signal [Fig. 3(a)]. Likewise, an intermediate frequency can be used as input to perform an up-conversion
[Fig. 3(b)]. Usually, either the upper or the lower sideband of the mixing process is selected by ltering
Fig. 3: (a) down conversion and (b) up conversion schemes with RF mixers
the output signal. Note that for a given LO frequency, signals at frequencies LO±IF are converted to
the same IF frequency. Therefore care has to be taken by applying proper ltering in order to avoid the
conversion of any noise or signal at the image frequency to the IF frequency [Fig. 3(a)], otherwise it can
degrade system performance, often severely. For receiver applications, to which particular attention will
now be given, the lower sideband is extracted by low-pass ltering. With Eq. (1) this yields for the IF
signal




with the frequency, amplitude and phase denition
ωIF = ωRF − ωLO,
AIF = 12ALOARF ∼ ARF with constant ALO ,
ϕIF = ϕRF − ϕLO ∼ ϕRF with constant ϕLO .
With a constant LO signal, i.e., with a constant ALO and ϕLO, the amplitude and phase of the down-
converted signal are directly proportional to those of the input signal, in other words, all of the basic
properties of an RF signal are conserved in the frequency conversion process. In this context, two im-
portant facts should be highlighted: rst of all, a phase change or phase jitter at fRF is exactly the same
phase change at the IF frequency fIF . As an example, a 1◦ phase change at 3 GHz corresponds also to
a 1◦ phase change at any arbitrary IF frequency. Secondly, timing jitter of a given magnitude at a higher
frequency leads to a bigger phase variation than at a lower frequency. This has to be taken into account
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when deciding whether an RF signal should be directly sampled or down-converted rst. ADC clock
jitters are therefore much more critical in direct sampling applications and tougher requirements have to
be applied. As an illustration, a 10 ps clock jitter at 500 MHz corresponds to 1.8◦ phase variation while
the same clock jitter results in only 0.18◦ phase variation at 50 MHz.
So far, ideal mixers have been considered. As pointed out earlier, real mixers are non-linear
devices. In addition to the desired ideal mixing product, their output spectra contain many undesired
spurious signals which are located at mfRF ± nfLO. Figure 4 depicts the output spectrum of a down-
conversion mixer. The image frequency is denoted by IM . Usually, the signal at the mixer output is
Fig. 4: Output spectrum of a real mixer
ltered by a low-pass lter in order to suppress the undesired spurs sufciently. Introducing low-pass
lters with a steep roll-off, however, will mean a trade-off between good suppression and increased group
delay which is very important for low latency and feedback applications. Other common ways to reduce
spurious outputs are the use of double-balanced mixers and image rejection mixers to minimize image
mixing.
3 Detection of amplitude and phase in digital systems
Several techniques can be applied to detect amplitude and phase of RF signals in digital systems, an
overview of which is shown in Fig. 5. Common amplitude detectors like Schottky diodes and phase
detectors [2] provide amplitude and phase information as a continuous analog signal which can be dig-
itized by ADCs for further processing [Fig. 5(a)]. In contrast to this, the polar representation of an RF
signal can also be decomposed into its Cartesian representation (I/Q, see Section 3.1) by analog IQ
demodulators. The individual I/Q components can then be digitized [Fig. 5(b)]. A third alternative
is the so-called digital IQ sampling and Digital Down Conversion (DDC) where an RF signal is rst
down-converted to an intermediate frequency and then directly digitized. Depending on the frequency,
the down-conversion process can be omitted. The I/Q information is extracted from these samples in
a purely digital way. These techniques will be further discussed in Section 3.1. Since the focus of this
lecture is on digital signal processing, the rst two detection schemes will not be dealt with any further.
3.1 IQ sampling
The terminology ‘IQ’ originates from the representation of an RF signal which can be in either polar
(amplitude/phase representation) or in Cartesian coordinates. Any sinusoidal RF signal
y(t) = A · sin(ωt+ ϕ0) (2)
can be modelled as a phasor which is a rotating vector with amplitudeA, frequency ω, and an initial phase
ϕ0. A positive frequency corresponds to an anticlockwise rotating phasor, which can be decomposed into
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Fig. 5: different schemes of amplitude and phase detection in digital systems
its sin and cos components using basic trigonometric functions.
y(t) = A cosϕ0︸ ︷︷ ︸
=:I
sinωt+A sinϕ0︸ ︷︷ ︸
=:Q
cosωt
y(t) = I · sinωt+Q · cosωt . (3)
The amplitude of the sine component can be dened as the in-phase component (I), while the amplitude
of the cosine component is called the quadrature-phase component (Q). This denition is somewhat
arbitrary and can therefore be found inversed in the literature. The Cartesian representation of an RF sig-
nal (I/Q) is widely used in numerical applications. The well-known relationship between Cartesian and
polar coordinates [Eq. (4)] makes switching between both representations possibleif necessary, and if
computing resources allow the time-consuming calculation of square roots and trigonometric functions.
Sampling of a sinusoidal RF signal with an ADC delivers only one component of the rotating phasor
Fig. 6: Phasor representation of RF signal
I = A · cosϕ0 A =
√
I2 +Q2





at a time. Nevertheless it is both easy and possible to extract I/Q information based on the sampled
data stream, as will now be shown. We assume that the vertical component is measured by the ADC
(this assumption is also arbitrary but it has no consequence on the following results). The goal of sam-
pling the RF or IF signal is to extract its amplitude/phase or I/Q information, respectively. If I/Q of
the rotating phasor is known initially and measured again later at a well-dened time, an algorithm can
rotate the phasor back to an initial reference phasor. A comparison of these two measurements will then
reveal whether the incoming RF signal has changed its amplitude and phase. The usual IQ sampling is
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achieved if the sampling frequency fs and the intermediate frequency fIF (or in general, the incoming
RF signal) are related by
fs = 4 · fIF . (5)
In this case, the phase advance between two samples amounts to 90◦. With Eq. (3) the digitization at
four consecutive sampling times results in
ωt0 = 0 : y(t0) = Q
ωt1 = pi/2 : y(t1) = I
ωt2 = pi : y(t2) = −Q
ωt3 = 3pi/2 : y(t3) = −I .
(6)
This is illustrated in Fig. 7. At each sampling time, the I and Q components of the phasor can be
determined by two consecutive samples, y(ti) and y(ti+1). These vectors have to be rotated backwards
Fig. 7: IQ sampling with 90◦ phase advance between consecutive samples
by ∆ϕi = 0◦, 90◦, 180◦ and 270◦ in order to compare them with the initial vector. The underlying







cos ∆ϕi − sin ∆ϕi








The rotation algorithm is carried out at the sample rate fs. It is based on the assumption that the in-
coming RF signal does not change its amplitude and phase substantially between two samples since the
components of the (I/Q) phasor are based on two successive samples. If we were to choose to measure
the horizontal component of the phasor with an ADC, the result would be exactly the same, which can
easily be seen in Fig. 7. Instead of the sequence Q, I , Q, I we would measure the sequence I , Q, I ,
Q which only corresponds to a phase shift of 90◦.
The restriction to choose a sampling frequency four times the carrier frequency simplies the
calculation since the elements of the rotation matrix only consist of 1, 0 and 1. Despite this fact, it is
possible in principle to choose the sampling frequency such that it is a multiple of the IF frequency.
fs/fIF = m, m : integer .





As long as the input signal does not change substantially, each IF period is sampled at the same location
on the circle in the IQ plane. With two consecutive samples (yn = Qn, yn+1 = Qn+1) and the rotation
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Similar to the case where the IF frequency is sampled four times per period, the phasor (In, Qn) has to
be rotated backwards to the initial phasor (I0, Q0) by a rotation angle −n∆ϕ where the phase advance









cosn∆ϕ − cos(n+ 1)∆ϕ








In the most general case, the initial phasor can also be rotated by a user dened angle −ϕ in order to









cos (ϕ+ n∆ϕ) − cos (ϕ+ (n+ 1)∆ϕ)








The calculation of I and Q belongs to the class of FIR lters of rst order since the values are based
on two consecutive samples. This sequence of processing is illustrated in Fig. 8. Although the phase
Fig. 8: IQ sampling with a phase advance of ∆ϕ = 2pi/m between consecutive samples
advance can be chosen as illustrated in Eq. (8), the calculation of I and Q becomes extremely sensitive
to noise and sampling errors if the phase advance is far away from 90◦ or 270◦ [see Eq. (9)].
There are a number of potential problems associated with this typical mode of IQ sampling
(∆ϕ = 90◦). DC offsets at the input of the ADC or phase advances between samples (which differ
from the expected 90◦) systematically result in a ripple with frequency fIF . These errors are easily de-
tectable since their signatures reveal their origin. Other error sources are much more difcult to identify
at rst glance. Non-linearities of mixers and differential non-linearities of ADCs generate higher har-
monics of the input signal frequency fIF . Sampling this signal four times per period maps the second
harmonic on the Nyquist frequency, while the third harmonic aliases directly on the IF frequency again.
In general, all odd harmonics alias to the carrier frequency while even harmonics alias to DC or to the
Nyquist frequency, respectively (see Fig. 9). Any harmonics which map onto the IF frequency are in-
distinguishable from the carrier by standard IQ sampling. As the carrier frequency and phase changes,
the distortion changes, resulting in false measurement data.
3.2 Non-IQ sampling





· fIF ⇐⇒ N · Ts = M · TIF with M,N : integer .
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Fig. 9: Spectrum of IQ sampling with a phase advance of 90◦ between consecutive samples
The above is equivalent to taking N samples in M successive IF periods. Depending on the values
chosen for M,N the circle in the IQ plane is now sampled at different locations where the samples only
repeat after M IF periods. The phase advance between two consecutive ADC readings is







Expressing the N successive samples with Eq. (3), the result is a set of linear equations [3], [4].
y0 = I · sinϕ0 + Q · cosϕ0
y1 = I · sinϕ1 + Q · cosϕ1
y2 = I · sinϕ2 + Q · cosϕ2 with ϕi = i ·∆ϕ = i · 2piMN , i: integer .
...
y(N−1) = I · sinϕ(N−1)+ Q · cosϕ(N−1)
(10)
In the ideal case of no measurement errors, any two equations of this set would give a solution common to
both for I,Q. Under real conditions with noise, quantization errors, and clock jitter, the over-constrained
system of equations can be solved by applying the Least Mean Square algorithm (LMS). The basis for




(I · sinϕi +Q · cosϕi − yi)2 . (11)













sin2 ϕi + 2Q
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sinϕi cosϕi − 2
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i=0






cos2 ϕi + 2I
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sinϕi cosϕi − 2
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i=0





sin2 ϕi, p12 = p21 =
N−1∑
i=0













Eq. (12) can be written as
p11 · I + p12 ·Q = s1
p21 · I + p22 ·Q = s2 .
The coefcients p12 and p21 can be simplied using the denition for ϕi of Eq. (10).












































yi · cos(i ·∆ϕ) . (14)
It should be noted that the sine and cosine terms can be precalculated and stored in lookup tables since the
phase advance is constant and dened in Eq. (10). Owing to the non-IQ sampling, most of the harmonics
no longer line up with the carrier frequency, which can be seen in Fig. 10. Digital ltering can now be
Fig. 10: Spectrum of non-IQ sampling for the case M = 15, N = 4
applied to separate the carrier from the harmonics. Because of the sampling of the carrier frequency
at several locations on the circle in the IQ plane, errors from ADC non-linearities, quantization, DC
offsets, and clock jitter are reduced. In contrast to IQ sampling, the calculation of I , Q by Eq. (13) and
Eq. (14) results in more latency. Special care has to be taken if a digital lter is introduced to distinguish
the carrier from the harmonics because of the resulting additional group delay. A trade-off between
improved linearity and low latency has to be made.
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3.3 Digital Down Conversion—DDC
Another possible way of extracting amplitude and phase information from a sampled carrier signal is by
means of Digital Down Conversion (DDC), sometimes also referred to as Digital Drop Receiver (DDR).
In many RF applications, the band of interest of an RF signal lies around a carrier or IF frequency. The
frequency band of interest is very often narrow compared to the carrier frequency itself. According to
the Nyquist theorem, the sampling rate of a band-limited signal must be at least twice the highest analog
frequency component in order to be able to reconstruct the signal fully. This leads to high data rates and
imposes high demands on subsequent digital processing stages. However, NyquistShannon’s theorem
states that the sampling frequency only has to be at least twice the maximum information bandwidth.
Digital down conversion is a technique which takes a band-limited high-sample-rate digitized signal,
shifts the band of interest to a lower frequency and reduces the sample rate while retaining all the in-
formation. The basic function of DDC is shown in Fig. 11. To illustrate the DDC principle, we assume
Fig. 11: Basic principle of Digital Down Conversion (DDC)
a 40 MHz carrier (IF signal). A band-limited signal with a bandwidth of 1 MHz is located around the
carrier frequency. If oversampling is applied, sampling has to be carried out with a frequency of at least
82 MHz. However, an output sample rate of just 2 MHz would be sufcient to meet the requirement of
Shannon’s theorem if the band of interest is rst shifted to baseband.
Although DDC can be implemented on Digital Signal Processors (DSPs), the main application
area is on Application Specic Integrated Circuits (ASICs) or Field Programmable Gate Arrays (FPGAs).
DDC can be divided into two classes, wideband and narrowband, based on their decimation ratio. The
sampling rate of wideband signals is typically reduced by a smaller amount (decimation ratio < 32). This
can be achieved by FIR or so-called multi-rate FIR lters. Narrowband DDC provides large decimation
ratios of more than 32, consequently their implementation on FPGA with FIR lters would take too
many gates. A better approach is the use of Cascaded Integrator Comb (CIC) lters (see later in this
lecture). A digital down converter is composed of three major building blocks (see Fig. 12) which will
be addressed in the following sub-sections. The digital mixers convert the incoming digitized RF signal
DDC building blocks:




 decimating low-pass lter (LPF)
Fig. 12: Main building blocks of Digital Down Conversion
down to baseband and are realized as ideal multipliers, just like their ideal analog counterpart. The
local oscillator inputs are supplied by numerically controlled oscillators (NCOs). As shown in Section 2,
the resulting output consists of the sum and the difference frequency with respect to the input frequency.
The purpose of the subsequent low-pass lter is to suppress the sum frequency component and to provide
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anti-aliasing ltering. This is necessary in order to limit the signal spectrum prior to decimation. The
decimating anti-aliasing lter is often implemented as CIC lter and/or FIR lter.
3.3.1 Numerically Controlled OscillatorNCO
The numerically controlled oscillator in a DDC is implemented as a quadrature digital oscillator which
generates a stream of sine and cosine samples. If the frequency of the NCO is chosen to match the carrier
frequency, the difference signals at the outputs of the digital mixers represent the I and Q components
of the input signal. One of the advantages of the NCO is that the two sine and cosine output signals
are perfectly synchronized, since they are derived from a common clock. Moreover, the signals have
a very precise 90◦ phase shift. There are several ways to implement a NCO. Its basic functionality is
that of a phase accumulator and a phase-to-amplitude conversion block (see Fig. 13). A programmable
Fig. 13: Basic principle of a Numerically Controlled Oscillator (NCO)
phase increment is added within the phase accumulator at each clock cycle. This phase increment is
determined by the tuning word M . The resulting total phase is then converted to the corresponding
amplitude value taken from a memory-based lookup table in which a sine wave is stored. A phase roll-
over is achieved easily if the table size is chosen to be a binary multiple. In this case, the roll-over takes
place automatically. Numerically controlled oscillators have several advantages compared to their analog
counterparts. First of all, the tuning word is programmable, which means that almost every frequency up
to nearly half the clock frequency (Nyquist frequency) can be chosen by means of the software. NCOs
have extremely fast hopping speeds in tuning the output frequency, which means they are extremely
frequency agile. The frequency change occurs immediately after loading a new phase increment into
the tuning word M . In addition, this technique provides a phase-continuous frequency hop without
over- or undershoot and without the loop settling time anomalies encountered in analog circuit variable
oscillators. The sine lookup table can contain a full sine wave or just one quarter of one; this is sufcient
for reconstruction of the sine wave and reduces the amount of memory space required (however, the
additional calculations necessary to end up with the correct amplitude have to be traded off against the
saving of the memory space). The total size of the memory is dependent on the desired resolution (output
amplitude bit-width) of the entries and on the number of entries stored in the table. The achievable output
frequency fout is a function of the clock frequency fCLK , the tuning word M , the bit width of the phase
accumulator N , and is given by
fout = M · fCLK2N .
NCOs can reach very high frequency resolutions if the word length of the phase accumulator is chosen
properly. As an example, if a clock frequency of 50 MHz is assumed and the phase accumulator width
is set to 32-bits, the resulting frequency tuning resolution will be ∆f= 12 mHz. On the other hand, the
question that needs to be addressed is whether the same number of entries in the lookup table is needed
as phase outputs are possible. Sticking to our example of 32-bit phase accumulation, and assuming an
amplitude bit width of 8-bits, we would require a 4 GByte lookup table. One way out of such an imprac-
tical implementation is the method of phase truncation. Before the resulting phase of the accumulator is
looked up in the table, it is truncated to a dened number of upper bits while the phase in the accumulator
is preserved. This reduces the need for large memories tremendously. However, one consequence of this
approach is the introduction of errors in the phase-to-amplitude conversion process. Regardless of the
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chosen tuning word, these truncation errors are periodic and appear as line spectra in the frequency do-
main (although certain tuning words result in no phase truncation errors at all, which should be obvious).
These lines in the spectra are known as phase truncation spurs which reduce the Spurious Free Dynamic
Range (SFDR) of the output spectrum.
Although NCOs for digital down conversion do not require more elements than are shown in the
block diagram shown in Fig. 13, we shall briey extend this chapter to Direct Digital Synthesis for the
sake of completeness. Direct Digital Synthesis or DDS is based on the same building blocks as used
for NCO but is extended by a DAC to generate freely programmable, high-frequency, analog waveforms
(see Fig. 14). The staircase-like output of the DAC (zero-order-hold function) implies that the output
Fig. 14: basic principle of Direct Digital Synthesis (DDS) Fig. 15: inverse sin(x)/x correction at the out-
put of DDS
amplitude spectrum follows a sin(x)/x function. This roll-off can be quite signicant if higher output
frequencies are desired. A solution to this problem is to pre-compensate the roll-off by digital inverse
sin(x)/x lters (also called inverse sinc lters) before the data is sent to the DAC (Fig. 15). In this
way, at output amplitudes within ±0.1 dB over a bandwidth of 80% of the Nyquist frequency can be
obtained. In modern DDS chips, the sin(x)/x correction is already built in.
3.3.2 Cascaded Integrator Comb lterCIC
As the nal blocks in the DDC application, Cascaded Integrator Comb (CIC) lters are well suited as
decimating low-pass lters. They belong to the class of multi-rate FIR lter which performs decimation
or interpolation. This type of lter was introduced by Eugene Hogenauer in 1981 [5]. A CIC lter is a
computationally efcient implementation of a narrowband low-pass lter; they require no multiplication,
as we shall now see. The two basic building blocks of a CIC lter are an integrator and a comb (see
Fig. 16). The integrator is a one-pole IIR lter with a unity feedback coefcient. The difference equation
basic integrator






y[n] = x[n]− x[n−D]
transfer function:
HC(z) = 1− z−D (15)
Fig. 16: Basic elements of a CIC filter
of the integrator and the corresponding transfer function are given in Fig. 16. As usual in digital signal
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processing theory, the delay by one clock operator (z−1) in the z-domain has been introduced. In a comb
lter, a delayed version of the input is subtracted from itself, which causes constructive and destructive
interference at the output. The resulting frequency response consists of a series of equally spaced spikes,
which resemble a comb. The difference equation of the comb lter and its transfer function are also
given in Fig. 16. The parameter D is often referred to as differential delay. In general, a cascade of
M integrators and the same number of comb lters make up an M stage CIC lter. Additionally, a
rate changer is inserted between integrator and comb, which changes the data rate by a factor of R [see
Fig. 17(a)]. The decimation operation ↓R means to discard all but every R th sample. The integrators
a) decimating CIC lter
b) interpolating CIC lter
Fig. 17: Basic structure of a decimating (a) and interpolating (b) CIC filter
push date at a rate fin while the comb lter stages operate at a reduced rate fout = fin/R, which
minimizes power consumption in the high-speed digital hardware. Likewise, an interpolating CIC lter
is composed of the same building blocks as a decimating CIC lter, only the sequence of integrators and
combs are exchanged and a rate expander is inserted in between [Fig. 17(b)]. Thus this structure of CIC
lters clearly reveals that only additions and subtractions are required for their implementation. The total
transfer function of the decimating CIC lter is obtained by multiplying the individual transfer functions
of the building blocks. However, care has to be taken with the comb transfer function since the comb
stages subsequently operate at a reduced clock rate. If we refer the comb transfer function to the high
input rate fin, we have to replace the differential delay D in Eq. (15) by R ·D, since a delay of D at the
reduced clock rate fout corresponds to R · D clock cycles with respect to fin. The transfer function of
the basic comb lter after the rate changer is then given by
HC(z) = 1− z−RD .
The total transfer function of an M stage CIC lter is therefore expressed by









where the geometric sum is used to express H(z) as a cascade of M FIR lters. Although initially it
may have seemed that a CIC lter could be unstablesince it contains poles from the integratorit is
always stable because it is a pure FIR lter.
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Up to now, the building blocks of CIC lters have been introduced without regard to any other
particular motivation. An alternative approach to understanding the structure of CIC lters can be found
by looking at recursive running-sum lters, which are well-known. In fact, CIC lters are derived from
the concept of those lters [6]. In the following, we shall begin with a moving average lter (or box-car
lter) of length N and demonstrate how this structure very closely resembles a CIC lter of rst order.















This is a standard FIR lter with equal coefcients. The corresponding transfer function can be easily
















1− z−1 . (18)
Here the formula for a geometric series has been used to represent the sum in a more convenient way.
An alternative implementation of this box-car lter is the recursive running-sum. Instead of summing up
all past N elements, it is sufcient to add only the latest scaled new sample x[n] to the previous average
value y[n− 1] and to subtract the oldest scaled sample x[n−N ].























yields the set of equations








In many applications, the box-car lter is followed by decimation of factor R = N which means that
only after N samples is the average value passed on for further processing. The cascaded box-car imple-
mentation given by Eq. (19) and Eq. (20) with decimation is visualized in Fig. 18. Since all operations
Fig. 18: Alternative representation of a recursive running-sum filter with decimation by factor N
are linear, it is possible to move the decimation from the end to just after the rst integrator, i.e., decimate
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w[n]. Only the delay by N samples operator (z−N ) has to be changed to z−D with D = N/R because of






with the one which we obtained for a rst order CIC (M = 1) in Eq. (16), it becomes clear that box-car
or recursive running-sum lters have the same transfer function as a rst-order CICapart from the 1/N
scaling factor and a more general differential delay D in CIC lters.
Cascaded integrator comb lters are typically employed in applications which have a large excess
sample rate, i.e., in systems where the system sample rate is much larger than the bandwidth occupied
by the signal. The purpose for which CIC lters are used in these applications are anti-aliasing ltering
and decimation. To see the low-pass characteristic, we need to examine the frequency response. This is
obtained by evaluating the transfer function along the unity circle in the z-plane by inserting
z = eiωTS = ei2pi
f
fS , fS = fin: sampling or input frequency
into Eq. (16). The variable fS is the sampling frequency or the input frequency fin to the CIC lter. As














Since the decimation factor R is freely programmable, it is more convenient to express the magnitude
























The differential delay D, the decimation factor R, and the number of CIC stages M are the lter design
parameters, chosen in such a way so as to full the desired passband characteristics. The output spectrum
has zeros, if the frequency is a multiple integer of fout/D.
lter zeros at f = k · fout
D
k : integer .
Another property of CIC lters is their gain. When we compared CIC lters with box-car lters, it
already became clear that they are almost identical apart from a scaling factor. The DC gain for CIC
decimators can be calculated as
lim
f→0
|H(f)| = |H(0)| = (RD)M . (22)
Because of this fact, the magnitude response of a CIC lter is usually plotted relative do the DC magni-
tude. In other words, the magnitude is very often given as |H(f)|/|H(0)|. As a consequence of the DC
gain, an internal register growth in the CIC path occurs. Each additional integrator must add the required
number of bit width to account for the register growth which is equal to log2(RD). As an example,
if a differential delay D = 1 and a decimation of R = 8 is chosen, a register bit width of three addi-
tional bits is required at each integrator. In addition, overows occur at each integrator but they are of
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Fig. 19: Frequency response of CIC filter as a function of (a) the integrator and comb stages M ; (b) the decimation
ratio R
no consequence so long as the lter is implemented with two’s complement (non-saturating) arithmetic.
The frequency response of a CIC lter as a function of the integrator and comb stages M is shown in
Fig. 19(a), and as a function of the decimation ratio R in Fig. 19(b). In both cases, the differential delay
is held constant at D = 2. There are several properties to note. First of all, the differential delay D sets
the number of zeros in the frequency band up to fout. Secondly, the shape of the lter is not inuenced
very much by the decimation ratio R. For values of R above approximately 16, changes in the lter
shape are negligible. Thirdly, the passband attenuation is a function of the integrator and comb stages
M . As can be seen in Fig. 19(a), the rst side lobe is attenuated by 26 dB for M = 2 and increases
with the increasing number of CIC stages M ; this acts to improve alias rejection. On the other hand,
increasing M also increases the passband droop, which might not be acceptable in some applications. A
solution to this problem could be to compensate the droop by using an additional non-CIC-based lter.
For decimating CIC lters, the compensation lter is placed after the CIC, thus operating at a reduced
clock speed (left plot in Fig. 20). In contrast to this, a pre-compensation lter is placed before the CIC
Fig. 20: Compensation filter for CIC to compensate the passband droop [7]
stage for interpolating CIC lters in order to work at the lower clock speed again. On account of the com-
pensation lter, the composite lter can provide a sufciently at response within the passband. As an
example, Fig. 20 shows a three-stage CIC lter (blue line) with a decimation ratio of R = 64 combined
with a x/sin(x)-shaped compensation lter (pink dotted line); the frequency response of the composite
lter (thick red line) is sufciently attened within the desired passband (yellow shaded box).
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3.3.3 Comparison of IQ sampling and DDC
After having introduced digital down conversion and IQ and non-IQ sampling, we shall now briey
compare the different approaches. In fact, both schemes have lots in common. The data stream of
IQ sampling [see Eq. (6)], Q, I,−Q,−I , can also be regarded as the result of a mixing process with
fLO = fS = 4·fIF which corresponds to the NCO frequency. The output of the mixing process contains
the difference and the sum frequencies, fS − fIF and fS + fIF . The two frequencies represent the 3rd
and the 5th harmonic which are mapped on the IF frequency due to aliasing. In contrast to DDC, in which
the NCO is usually set to the IF frequency and the sum frequency has to be ltered by the successive
low-pass lter, with IQ sampling this is not required, owing to the aliasing of both components to the IF
frequency. Some basic properties of DDC and IQ sampling are provided in Table 3. DDC has advantages
Table 3: Basic properties of DDC and IQ demodulation
DDC IQ demodulation
 long group delay
(depending on clock speed and number of taps
in the CIC/FIR filters)
 very exible
(NCO can follow fIF over a broad range)
 data reduction and good S/N ratio
 low latency, simple implementation
 fS is locked to 4 · fIF
 sensitive to clock jitter and non-linearities
 non-IQ sampling provides better S/N ratio
on cost of latency
in applications with large, varying, IF frequencies and where a good signal-to-noise ratio is required, but
at the cost of reasonable latency times. IQ demodulation, on the other hand, is mainly used in feedback
applications where very short latency is important and where the sampling frequency can be locked to
the IF frequency.
4 Up-conversion
In applications where the control of RF signals is required (like in feedback or in feed-forward systems),
it is necessary to convert a digital baseband signal to a real passband signal. Ideally, a single DAC
could generate the desired RF signal directly (Direct Digital Synthesis, DDS, see Fig. 14). However,
today’s DACs do not yet meet the precision and speed requirements for RF signals in the range of several
hundreds of MHz. A series of DACs and mixers have to be used to provide the conversion into the
RF domain. A brief overview about different up-conversion schemes will now be given. Basically,
up-conversion techniques can be split into two approaches, homodyne (direct) and heterodyne.
4.1 Homodyne up-conversion
In homodyne up-conversion (also called direct or baseband up-conversion), the baseband I and Q signals
are converted to analog signals and are then mixed with the in-phase and quadrature-phase components
of a local oscillator (LO). The LO signal is split with a 90◦ hybrid in order to generate the required
phase shift between the two paths. The translated baseband signals are then summed to generate the
nal RF signal (see Fig. 21 with the corresponding frequency spectrum). This device is generally known
as vector modulator. The LO frequency is located at the desired RF carrier frequency and no interme-
diate frequency is required. The direct up-conversion is widely used because of its simplicity and cost
effectiveness. The mixers in the vector modulator are operated as amplitude control elements since the
I and Q inputs (baseband) directly control the amplitude of the two signal paths. We remember that in
Eq. (2) and Eq. (3) we have seen that an arbitrary RF signal can be decomposed into its sine and cosine
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Fig. 21: Homodyne up-conversion approach (vector modulator)
components.
RFout(t) = I ·ALO · sinωt+Q · ALO · cosωt
= Aout · sin(ωt+ ϕ0) .
And vice versa, if the I and Q amplitudes are controlled, the amplitude and phase of the outgoing carrier
signal can be changed. The corresponding output amplitude and phase are given by
Aout = ARF
√






With this approach, a pure amplitude or a pure phase modulation can be implemented very easily. For
amplitude modulation, the I andQ inputs are modulated with a common time-varying amplitude function
A0(t).
amplitude modulation: I(t) = A0(t) · cosϕ0
Q(t) = A0(t) · sinϕ0 .
For pure phase modulation, the I and Q inputs follow a common time-varying phase function ϕ0(t)
while the amplitude is kept constant.
phase modulation: I(t) = A0 · cosϕ0(t)
Q(t) = A0 · sinϕ0(t) .
Although direct up-conversion is often preferred due to its simplicity, the approach is prone to several
sources of errors. The use of analog components with their part-to-part variation and non-linearities
introduces many errors like DC offsets, gain imbalance, LO phase noise, and quadrature skew. Any
DC offsets in either I or Q will lead to carrier leakage, while a gain imbalance between the two signal
paths results in phase-to-amplitude modulation. Ideally, the split LO signal is exactly 90◦ out of phase. In
reality, the quadrature skewthe deviation from the 90◦ phase shiftintroduces coupling between I and
Q. Note that digital signal processing can be employed to pre-distort the input of the vector modulator


















The skew phase is denoted by ϕS . The ideal inputs Iin, Qin are pre-distorted to Iout, Qout in order to
counteract the skew caused by the analog vector modulator components.
4.2 Heterodyne up-conversion
Heterodyne up-conversion (also called IF up-conversion) applies the concept of digital up-conversion of
I and Q signals to an IF frequency which is converted to an analog signal by a single DAC. The analog IF
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signal is then mixed by means of at least one additional local oscillator (single-stage mixing) or several
mixers (multistage mixing) to translate the IF signal to the desired RF frequency. The LO frequency has
to be chosen such that the desired RF frequency corresponds to the sum of the LO and IF frequencies.
In addition to the sum frequency, the mixing process also generates an image frequency at fLO − fIF .
A schematic of single-stage heterodyne up-conversion along with the corresponding frequency spectrum
is shown in Fig. 22. This approach is also called double-sideband modulation because of the generation
Fig. 22: Heterodyne up-conversion approach (IF up-conversion) as double-sideband modulator
of both frequency bands, i.e., the desired RF along with its image frequency band. Using this method
requires ltering to ensure that the image frequency band is sufciently suppressed and does not interfere
with the RF frequency band. This concept is also known as the ltering method. In contrast to the
homodyne up-conversion approach, the translation of I and Q to an IF frequency takes place digitally,
thus it is not susceptible to gain imbalance and quadrature skews. However, the required DACs have to
provide a higher bandwidth and are thus more subject to errors such as harmonic distortion and passband
ripple.
An alternative for avoiding the image band is the single-sideband modulation scheme which is
shown in Fig. 23. The digitally up-converted I and Q signals are converted to analog sine and cosine
Fig. 23: Single-sideband modulator scheme
waveforms which are then applied to a vector modulator (direct quadrature modulator). Mixing the
IIF and QIF signals with the frequency fLO generates frequencies at fLO ± fIF . The translated I
frequency fLO − fIF is 180◦ out of phase with respect to the translated Q frequency fLO − fIF . These
two frequencies will cancel each other out (at least in the ideal case), thus leaving a single sideband at
the output of the vector modulator. A graphical representation of the image cancellation is shown in
Fig. 24. In reality, gain imbalance and quadrature skew prevent complete cancellation; this results in
Fig. 24: Graphical representation of the image cancellation in the single-sideband modulator scheme
the unsuppressed sideband at fLO − fIF . The amplitude ratio between the desired single sideband at
fLO + fIF and the unwanted image sideband is called sideband suppression and is measured in [dBc].
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5 Algorithms in RF applications
Following this discussion of signal conditioning/down conversion, digitization, IQ detection, as well as
the up-conversion process (see Fig. 1), we shall now turn to common algorithms used in RF applications.
In this respect the algorithms will be divided into feedback and adaptive feed-forward algorithms. Finally,
a brief introduction to system identication will be given at the end.
5.1 Feedback algorithms
Among the many algorithms applied in the eld of RF, we shall concentrate on only two particular cases
for the purposes of this lecture: amplitude and phase feedback algorithms for RF cavity control, and
phase and radial loops as applied in circular accelerators.
5.1.1 Amplitude and phase feedback for RF cavities
The task of these amplitude and phase feedback systems, generally known as Low-Level RF systems
(LLRF), is to precisely maintain the phase and amplitude of the accelerating elds used to accelerate
charged particle beams. There are many different types of RF cavities in use today (travelling wave
structures, standing wave structures, spoke cavities, RFQ, ferrite loaded cavities, etc.), and their operat-
ing frequencies cover the range of some several MHz up to tens of GHz. Amplitude and phase feedback
systems range from the control of normal and superconducting cavities (which are operated in pulsed or
CW mode) up to the control of single and multi-cell cavities, with one or more cavities per RF amplier
(vector sum control). During the design process, one has to decide whether an analog, a digital, or a
combined feedback system will be used. Likewise, the pros and cons of IQ versus amplitude/phase con-
trol have to be considered. The typical requirements for relative amplitude stability are in the range of
10−2 − 10−4 and for phase stability in the range of 10−2 − 10−4 rad, whereas the toughest requirements
originate from FEL linac facilities. Apart from the pure amplitude and phase control, the systems very of-
ten have to full additional tasks such as exception handling along with providing automated calibration
routines and extensive diagnostics capabilities. If large bandwidths are required, analog systemswith
their usually shorter loop latencieshave a big advantage, but more and more digital systems have been
developed and are now in operation at accelerator facilities.
In the following section, we shall use standard control theory to analyse accelerator amplitude
and phase feedback systems in more detail. A basic feedback loop of a system (e.g., an RF plant) with
transfer matrix G(s) and a controller with transfer matrix C(s) is depicted in Fig. 25. The output of
Fig. 25: Translation of a basic analog to a digital feedback loop
the system is described by y, the set-point by r, and the controller output by u. In addition, the output
disturbance w and the measurement noise n are included. In order to describe a digital feedback loop, all
continuous variables need to be transferred to the discrete domain. Mathematically speaking, the transfer
matrices have to be transformed from the Laplace domain into the z-domain. While the controller can be
directly designed in digital form, the transformation of the continuous plant into the z-domain requires a
zero-order-hold block to be inserted. This since a digital controller only outputs discrete values (the latter
are kept constant between two samples by a DAC, in order to deliver continuous inputs to the plant). The
cascade of zero-order-hold block and continuous transfer matrix has to be transformed from the Laplace
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The continuous transfer matrix G(s) includes all sub-systems such as modulators, pre-ampliers, cavi-
ties, klystrons, etc. In order to design the controller for the feedback loop, it is necessary to model the
plant sufciently well. For the sake of simplicity, we reduce the feedback system to a Single Input
Single Output (SISO) system. In this case, the transfer matrices reduce to transfer functions. Based on













[r − w] .
The variable (z) has been omitted for clarity. The transfer function GC denotes the open loop transfer








complementary sensitivity function (closed loop transfer function) ,
it becomes obvious that the sum of sensitivity and complementary sensitivity function is equal to 1.
S(z) + T (z) = 1 . (25)
There are several things to note here. Any measurement error n (e.g., IQ detection error) behaves like
a change in the set-point r. In order to keep the inuence of n on the output y and on the tracking
error eT small, T (z) should be kept small; this improves robustness. On the other hand, the output
y should be insensitive to frequency output disturbances w over the range of interest. Very often it is
the low-frequency range where S(z) should be minimized for performance reasons. Since S(z) and
T (z) are complementary [see Eq. (25)], a trade-off between robustness and performance has to be made.
Moreover, it is not possible to minimize S(z) over the entire frequency range. This fact is expressed
by the Bode integral formula [8, 9]. If we suppose that the open loop transfer function G(s)C(s) =
n(s)/d(s) is a rational function with two more poles than zeros (i.e., the degree(n(s))  degree(d(s))
≥ 2) and G(s)C(s) is a linear time-invariant system which has no unstable poles (no poles in the right
hand plane), then the Bode integral theorem states∫ ∞
−∞
ln |S(iω)|dω = 0 . (26)
Likewise, the Bode integral formula can also be written for linear discrete time-invariant systems. If
G(z)C(z) = n(z)/d(z) is a rational function with one more pole than the number of zeros, where no
poles lie outside the unity circle (unstable poles), then the Bode integral theorem is expressed by∫ pi
−pi
ln |S(eiω)|dω = 0 . (27)
This means the integral of the sensitivity is conserved. Low sensitivity (i.e., good disturbance rejection
of the feedback system) over a certain frequency range must be compensated for by a sensitivity with
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Fig. 26: Principle of Bode’s integral theorem (waterbed effect); lowering the sensitivity in one frequency range
increases it somewhere else
|S| > 1 across another range. This effect is sketched in Fig. 26. If the gain of a feedback loop is
increased in order to increase the suppression bandwidth in the low-frequency range, the potential to
amplify disturbances in the high-frequency range is also increased. This effect is frequently referred to
as the waterbed effect. Care has to be taken to make sure that no dominant disturbance lines are located
in the frequency range where the absolute value of the sensitivity function is greater than one.
In order to apply control theory to cavity amplitude and phase feedback systems, a model of the RF
plant is required. Once all devices have been modelled (i.e., transfer matrices have been obtained), the
total RF plant transfer matrix is the result of the transfer matrix products of the individual components.
First of all, we shall deduce the transfer matrix of an RF cavity. Resonant modes in cavities can be
described by means of resonant LCR circuits [10]. In the following we restrict ourselves to the simple
case of a single-passband mode of a cavity. A simplied model of a LCR circuit fed by a generator
current I˜g and a beam current Ib is shown in Fig. 27. The true generator current Ig which is supplied by
Fig. 27: Simplified model of resonant RF cavity with generator current I˜g and beam current Ib
an RF source and transported to the cavity via a transmission line is transformed into the cavity system by
means of the cavity input coupler. This transformation is taken into account in Fig. 27 by representing the
generator current as I˜g [11]. Based on the model depicted in Fig. 27, the differential equation of a driven









I(t): driving current (from generator and beam)
ω0: resonance frequency of undamped cavity
QL: loaded quality factor of cavity
RL: cavity resistance incl. external load
applications, the driving current and the cavity voltage are harmonic oscillations with time dependence
eiωt, where ω is the frequency of the driving current. Therefore, we separate fast RF oscillations from











· eiωt . (28)
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In this formula, the notation of real and imaginary parts of the current and voltage have been chosen
instead of the I and Q representation. Inserting Eq. (28) into the cavity differential equation results in



























The parameter ω1/2 is the cavity bandwidth of the loaded cavity, and ∆ω is the difference frequency





, ∆ω = ω0 − ω . (30)
In order to transform the differential Equation (29) into an algebraic equation, Laplace transformation


























Having done so, we have obtained the continuous 2×2 transfer matrix of a resonant cavity. A few
properties of this matrix will now be highlighted. If the cavity is operated on resonance (∆ω = 0), then
the off-diagonal elements of the transfer matrix vanish. The cavity acts like a low-pass lter of rst order
with a roll-off frequency of ω1/2.




H12(s) = H21(s) = 0 .
In this case, the real and imaginary parts of the cavity voltage (or the I and Q components), and thus
amplitude and phase, are completely decoupled. If the cavity is detuned (∆ω 6= 0), coupling between
I and Q occurs. Especially for superconducting cavities, which are subject to Lorentz force detuning at
high gradients, the cavity resonance frequency and therefore ∆ω becomes a function of the accelerating
eld in the resonator. If the cavity is operated in a pulsed mode, then the cavity lling causes a transition
of the resonance frequency. This leads to ∆ω = ∆ω(t). Thus the transfer functionHcav(s) becomes time
variant, therefore complicating the control task. The stability of the feedback loop has to be guaranteed
under these parameter changes, which may require modern control theory approaches to synthesize an
optimal controller.
As a next step, the transformation from the continuous into the discrete cavity model has to be
carried out according to Eq. (24). Although an analytical expression of Hcav(z) could be given, the
calculation is tedious. Most of the time it is sufcient to use computer programs (octave, Scilab, matlab,
etc.) and to analyse the feedback loop with its discrete transfer matrices. An alternative to using the
transfer matrix approach is the analysis of amplitude and phase feedback systems in the state space
formalism [12] where the differential equation (29) can be written as
x˙(t) = A · x(t) + B · u(t) (33)





























In this lecture we shall not explore the approach of state space formalism in more detail. The transfer
matrix analysis of the closed amplitude and phase feedback loop in the digital domain requires the loop
delay (which is inherent due to digital signal processing) to be taken into account. Also all cable delays
must be considered. This delay of N sample periods is expressed by the z−N transfer matrix in Fig. 28.
In most cases, the digital controller for amplitude and phase feedback for RF cavities is typically imple-
Fig. 28: Block diagram of a digital feedback loop with loop delay of N sample periods
mented using a PID controller. Nevertheless, studies are currently underway in many laboratories that
aim at improving the feedback performance by synthesizing an optimal controller. Although PID con-
trollers have been analysed thoroughly in many publications, we shall nevertheless investigate the loop
performance with this type of controller in more detail, since PID controllers play such an important role
in RF cavity eld control. A standard PID control algorithm is expressed by
u(k) = u(k − 1) + (Kp +Ki +Kd) · e(k) − (Kp + 2Kd) · e(k − 1) +Kd · e(k − 2) (35)
with the error value e(k) at sample time tk, and the proportional, integral, and derivative gainsKp,Ki,Kd
respectively. To simplify matters, we regard the RF plant as consisting only of the cavity, neglecting all
other components such as vector modulators, pre-ampliers, klystrons, pickups, etc. Even with this sim-
plied example, some important properties of the feedback design will be revealed. The plant G(z) in
Fig. 28 is described by the transfer function given in Eq. (31). As a standard rule of thumb, control
theory recommends a gain margin of at least between 68 dB and a phase margin of between 40◦ and
60◦. With a constant integral gain (Ki = 0.1), the proportional gain is adjusted in the above-mentioned
example such that a gain margin of 8 dB is achieved. Depending on the total loop delay tD, different
maximum proportional gains can be set which yield different loop bandwidths. The sensitivity function
as a result of this simulation is shown in Fig. 29. The achievable maximum bandwidth strongly depends
on the total loop delay and is very sensitive if the total delay is on the order of the sampling period. Thus
the loop delay is an important parameter which has to be minimized. High-speed digital technology is
required to keep the delay in the digital signal processing part as short as possible. However, despite
ever more powerful digital technology, the larger delays typical of digital feedback systems (compared
to their analog counterparts) are still the limiting factor in their application. This becomes most evident
if superconducting and normal conducting cavity eld feedback systems are compared (see Table 4). In
Table 4: Comparison of basic feedback parameters of normal and superconducting cavities
Superconducting cavity Normal conducting cavity
QL: ≈ few 105107 QL: ≈10105
f1/2: ≈ few 100 Hz f1/2: ≈100 kHz
τcav: ≈ few 100 µs τcav: ≈ few µs
feedback loop delay small compared to τcav feedback loop delay in the order of τcav
this table, the cavity bandwidth f1/2 is given by Eq. (30) and the cavity time constant (standing wave












f0 = 1.3 GHz,
QL = 3 · 106,
ω1/2 = 216 Hz,
fs = 10 MHz;
controller: PI;
integral gain: constant (Ki = 0.1);
proportional gain: adjusted to keep
gain margin constant at 8 dB.
Fig. 29: Bode plot of the sensitivity function of a cavity-field feedback loop for different loop delays
Since the loaded quality factors QL of normal conducting cavities are some order of magnitudes smaller
than those of superconducting cavities, the bandwidths of the normal conducting cavities are usually in
the range of some hundred kHz. As a result, the cavity time constants are comparable with the loop delays
which are typical of digital systems nowadays. The consequence is that loop gains are limited because
unity gain is already reached with moderate gains at frequencies where the loop phase (dominated by
the phase advance of the loop delay) approaches 180◦. The achievable gains are highlighted in the open
loop Bode plot (simplied model which consists of a series of cavity and loop delay transfer function) in
Fig. 30. If the bandwidth provided by a digital feedback system is insufcient, analog or analog/digital
Fig. 30: Open loop Bode plot of a normal conducting RF cavity for different loop delays
hybrid systems might offer an alternative. As a nal example, a digital cavity amplitude and phase
feedback will now be shown. A schematic layout of the J-PARC LLRF system for the normal conducting
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proton linac (Drift Tube Linac, DTL, and Separate-type Drift Tube Linac, SDTL) is depicted in Fig. 31
[13, 14]. The linac is operated in pulsed mode with a repetition rate of 12.5 Hz or 25 Hz, respectively,
Fig. 31: Example of digital cavity amplitude and phase feedback system (J-PARC linac)
and a pulse length between 500 µs to 650 µs. One klystron feeds two drift tube structures. Sampling
the down-converted IF frequencies of 12 MHz with 48 MHz sampling frequency ADCs deliver a stream
of I and Q data. The successive rotation matrices perform the 90◦ phase rotation, including an absolute
phase shift, which accounts for the individual cable delays from the cavity pickups to the ADCs. The
digital LLRF system calculates and controls the vector sum using a PI control algorithm. In addition,
feed-forward is applied by means of lookup tables which are adapted from pulse to pulse. The cavity
amplitude and phase control in the form of I/Q control is implemented in a single FPGA, while Digital
Signal Processors (DSPs) are used for tuner control, communication and conguration of the FPGA. The
normal conducting cavities along the linac have loaded quality factors QL between 8 000 and 3 · 105 and
typical cavity time constants of around 100 µs due to the low operating frequency of 324 MHz. It has
been demonstrated that the required amplitude and phase stabilities of <±1% and <±1◦, respectively,
have been superseded by a factor of six. The total loop delay amounts to about 500 ns and the loop
bandwidth reaches 100 kHz with moderate proportional gains of 10 and integral gains of 0.01.
5.1.2 Radial and phase loops
Booster synchrotrons for hadron or ion acceleration are often designed to accelerate a variety of particles
with different charge-to-mass ratios. These machines must be able to capture and very often adiabatically
rebunch the injected beam, and then accelerate it to the desired extraction energy. The different species
of particles require very different acceleration cycles. The relation between the necessary magnetic eld
change dB/B in a synchrotron, the change of the revolution frequency df/f , the change of the mean
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where γtr is the transition energy. The LLRF drive system must be very exible and fast to support
the dynamic changes throughout the ramp cycle. The beam control system’s task is to calculate the
revolution frequency as a function of dipole eld, control the cavity voltages, keep the mean radial
position of the beam on the desired value, and lastly, to maintain the synchronous phase Φs between
beam and cavity eld. In addition, it must synchronize the RF phase to a master RF clock in order to
provide synchronization of the beam transport to other accelerator rings. The RF frequency can change
up to a factor of ten during the ramp. The values typically vary from several hundreds of kHz to several
tens of MHz. In order to support these large frequency changes, low Q cavities are used which are often
ferrite-loaded cavities or magnetic alloy based cavities. In contrast to electron machines, no damping
of synchrotron oscillations occurs in hadron machines. As a result, any particles deviating from the
synchronous phase Φs will lead to oscillations. Moreover, all errors due to phase noise, imperfections
in the magnetic eld B, power supply ripple, etc., will cause phase and radial errors of the accelerated
beam with respect to their design values. Hence radial and phase loop feedback systems are required. To
summarize, the beam control system consists of the following main components.
 Frequency program
It calculates the frequency based on the B eld and based on desired radial position, it optimizes
the frequency ramp to improve injection efciency, and it generates dual harmonic RF drive signals
for cavities in order to provide bunch shaping capabilities.
 Beam phase loop
It forces the cavity RF phase to follow the beam phase, i.e., it maintains the synchronous phase.
Thus it damps coherent synchrotron oscillations from injection errors (energy, phase), bending
magnet noise, and low-frequency synthesizer phase noise.
 Radial loop
It keeps the beam to its design radial position during acceleration and therefore forces the beam to
have the synchronous energy.
 Cavity amplitude loop
It compensates for imperfections in the cavity amplier chain and provides the capability to control
the amplitude according to a ramping function.
 Synchronization loop
It locks the RF phase of the synchrotron to a master RF clock frequency in order to synchronize
different accelerator rings which in turn ensures proper beam transfer.
The required frequency signals were commonly generated by analog methods, mainly by mixers and
voltage controlled oscillators (VCOs), which were used to accommodate the large frequency changes
during the acceleration cycle. The disadvantage of VCOs is their lack of absolute accuracy. Their
stability limitations become evident if frequency tuning is necessary over a broad range. With the recent
large advances in digital technology, VCOs were replaced more and more by Direct Digital Synthesis
(DDS) in the late 1980s. The agility, reproducibility, and precision achieved with DDS supersedes the
application of analog technology in most cases. Since DDS devices are completely digital except for the
output DAC, their stability is completely dened by an external, highly stable xed frequency oscillator.
However, the spectral purity depends on the clock frequency and the operating frequency. After the
digital implementation of the frequency program, the phase and radial loops were also more and more
often implemented as digital feedback systems. In recent years, fully digital beam control systems have
been implemented at machines like LEIR, AGS, RHIC, etc. A basic system layout is shown in Fig. 32.
All RF signals such as those from cavity pickups, phase pickups (e.g., Wall Current Monitor, WCM), and
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Fig. 32: Basic structure of digital radial and phase loops for hadron/ion synchrotrons
from radial pickups (Beam-Position Monitor, BPM), are digitized by means of I/Q sampling or Digital
Down Conversion (DDC). The latter method is usually used since it provides the better possibility to track
the changing frequencies as has been shown in Section 3.3. While the amplitude loop acts directly on
the amplitude of the drive signal, the radial and phase loop apply a correction to the calculated frequency
from the frequency program. The feedback gains of the purely digital control loops can be a function of
the beam parameters in order to maintain the same loop performance throughout the acceleration cycle.
To demonstrate this statement in more detail, the transfer functions of the radial and phase feedback
loops will now be examined. The open loop model of both feedback systems is depicted in Fig. 33 [16].
The output of the DDS is amplied in a klystron and can be modelled in the simple case as a pure
Fig. 33: Open loop model of radial and phase loops in hadron/ion synchrotrons
amplication with factor k0. The transfer function of the broadband cavity is given in Eq. (32) (cavity on
resonance) and is followed by the loop delay τ . It can be shown by beam dynamics calculation that the
transfer function from an RF frequency change ∆ωRF to beam phase difference ∆φB = φB(s)−φRF (s)








which is based on the model of a lossless oscillation around the synchronous phase ΦS (linearized syn-
chrotron oscillations). The frequency ωS is the synchrotron frequency and can be calculated to





where frev is the asymptotic revolution frequency, VRF the amplitude of the cavity voltage, h the har-
monic number, E the particle energy, and |η| = |1/γ2 − 1/γ2tr| with γtr the transition energy. Likewise,
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the transfer function from an RF frequency change ∆ωRF to a radial position change (or to the radial













We shall not go further into the details of beam dynamic calculations here, but just emphasize that both
transfer functions, HφB (s) and HR(s), are functions of energy which increases during the acceleration
cycle. Hence the underlying model is time varying. These models are usually difcult to analyse and are
treated in the frame of Linear Parameter Varying (LPV) models. Controllers for LPV models are often
scheduled, i.e., the controller parameters are adjusted over time to meet the changing plant dynamics and
thus guarantee constant loop performance and stability. As an example, the implementation of a radial
loop is shown in Fig. 34. It is a test system implementation for LEIR (Low Energy Ion Ring) which has
Fig. 34: Example of a radial loop implementation: LEIR system test at the PS Booster at CERN
been successfully tested at the PS Booster at CERN. Parts of the loop run on digital signal processors
(feedback loop) while processing-intensive tasks like DDC have been implemented on FPGAs. Apart
from the PI controllerwhich contains two different sets of control parameters (gain scheduling) to
match the different parameters at injection and extractionmany of the concepts which have been pre-
sented in this course have been applied. The frequency is calculated by the frequency program based on
the ‘B-train’ input, derived from a eld measurement in a reference magnet which is connected in series
with the bending magnets in the ring. Corrections from the radial and phase loop are added to the fre-
quency output and applied to a Master DDS (MDDS). The distributed frequency is received by so-called
Slave DDS cards (SDDSs) which locally generate the RF drive frequency for their respective RF cavities.
The signals from the beam-position monitor pickups (sum and difference signal) are down-converted by
DDCs in which a 1st order CIC with decimation factor R = 64 has been implemented. Based on the
digitized sum and difference values (I ,Q), the position is calculated with a geometric scaling factor M .




The performance of RF feedback systems with repetitive or well-known errors can be improved by the
application of adaptive feed-forward algorithms; the goal of these algorithms is to unburden the feedback
and/or to suppress known disturbances in advance. The use of feed-forward schemes to compensate beam
loading in pulsed accelerating structures is a particularly common practice. The beam arrival time and
duration is known in advance, but the induced voltage of the beam can only be compensated by feedback
after a certain time, owing to the loop delay. Feed-forward systems have proven effective for suppressing
the transients which normally occur if only feedback is used. Since the repetitive disturbances can slowly
vary over time, the feed-forward signal has to be adapted by means of adaptive algorithms. The standard
feedback loop shown in Fig. 25 is extended by the adaptive feed-forward scheme (see Fig. 35). The
Fig. 35: Basic structure of an adaptive feed-forward in addition to a standard feedback loop
question remains as to how the feed-forward correction should be obtained. Recording the error signal
e(k), shifting it in time to compensate for the loop delay, then applying the opposite correction −e(k)
will not work, since this approach does not take into account the plant dynamics. What is necessary is to
generate the proper additional input to the plant which then results in the required output −e(k). In other
words, an inverse model of the plant is necessary to extract the input which leads to the output −e(k).
However, this is not always easy in reality. A model to describe the dynamic behaviour of the system is
either not known or not precise enough. In addition, stochastic errors are superimposed on the measured
total error signal. Averaging methods are necessary in order to separate repetitive from stochastic errors.
There are various approaches to attack this problem. One possibility is to obtain a system model by
system identication (see Section 5.3), another way is to measure the system response with test input
signals (step inputs), record the output, and calculate the system response matrix [18]. Assuming a linear
time-invariant Single InputSingle Output (SISO) system, an input u(k) = u(tk) will cause an output
y(k) = y(τk). Note that the denition of the sampling time is made such that the output occurs not
earlier than
τk = tk + tD (40)
due to the loop delay tD. If we change the input by small increments ∆u(tk) around the chosen working
point with input u(tk), the output changes by ∆y(τk) for linear systems (or for sufcient small changes
in a rst order approximation). The rst change can be written as
∆y(τ1) = R11 ·∆u(t1) ,
where R11 describes the linear system response to the input ∆u(t1). The second sampled output change
is a linear combination of the previous two test input signals, expressed by
∆y(τ2) = R21 ·∆u(t1) +R22 ·∆u(t2) .
Applying successive test input signals ∆u(tk) to the system results in a sequence of output changes














 ⇐⇒ ∆~y = R ·∆~u . (41)
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For reasons of causality, the upper half of the matrix is zero, since an input at time tk cannot be detected
earlier than τk = tk + tD. Owing to the time denition in Eq. (40), the matrix R does not contain zero
rows or columns. Hence, the response matrix R can be inverted in the general case and Eq. (41) solved
for the required input which produces a measured output change.
∆~u = T ·∆~y .
Once the inverted response matrix T = R−1 has been measured, it is possible to calculate the necessary
additional input ∆~ff (feed-forward) to cancel the recorded repetitive error vector ~e.
∆~ff = T · (−~e) = T · (~y −~r) . (42)
The vector ~r denotes the set-point. As mentioned earlier, the repetitive error has to be separated from
stochastic errors before being applied to the feed-forward adaption algorithm. A successful example of
adaptive feed-forward in a pulsed cavity eld feedback system (for compensation of repetitive errors due
to beam loading and Lorentz force detuning) has been demonstrated at the TESLA Test Facility (now
called FLASH) [19, 20]. The basic principle of the algorithm is shown in Fig. 36. The indicated feed-
Fig. 36: Structure of an adaptive feed-forward algorithm at the TESLA Test Facility to compensate beam loading
and Lorentz force detuning
forward table output forms one of the DAC output values to the vector modulator. Before the calculated
feed-forward table is applied, it is wavelet ltered in order to remove stochastic noise introduced by the
measurement process. Although this algorithm works ne, it turned out that any change of the working
point (gradient and/or phase in the cavities) required the response matrix to be re-measured, since the
whole system is highly non-linear. The response matrix measurement and the following adaption process
tended to be too slow for the dynamic changes during machine operation. The need for a fast and robust
adaptive feed-forward algorithm has led to the development of the so-called time-reversed ltering to
generate the feed-forward tables; this is described in more detail in Ref. [21]. This approach of generating
the feed-forward tables has been successfully demonstrated at FLASH and at the Spallation Neutron
Source (SNS) [22] but is only applicable for pulsed systems for which the entire set of measurement data




The eld of system modelling and identication has advanced at a rapid pace during the past decades.
System identication refers to the general process of extracting information about a system from mea-
sured inputoutput data. However, it is not possible to treat this subject to anything near its full extent
in this lecture. We shall concentrate only on basic concepts and show an example of an application to
a real RF plant. More detail about system identication is given in the lectures published in Ref. [12].
The interest in applying system identication to the area of RF control is to aid in the design or synthesis
of high-performance controllers. The synthesis of a controller is based upon a model of the system. If
a model exists, one can use it to develop a model-based controller. In case a model is not available but
a sufcient amount of inputoutput data is accessible, the data can be used to develop a model of the
system rst, and then use that identication model to design the controller. Also, the implementation of
efcient adaptive feed-forward algorithms requires a model of the system in order to cancel repetitive
errors as shown in Section 5.2. The starting point for system identication is the choice of the underlying
model type which describes the plant and its dynamics. The general model structure is based on differen-
tial equations and transfer functions. In practice, several model structures are used and can be classied
by their attributes (linear/non-linear, time variant/time invariant, non-parametric/parametric like linear
parameter varying (LPV) models etc.). Common model structures are AR (Auto-Regressive model),
ARX (Auto-Regressive model with eXogenous inputs), ARMAX (Auto-Regressive Moving Average
with EXogenous Input), Box-Jenkins (combination of moving average and autoregressive approaches),
Output Error (OE), or FIR. System identication is based on the following main steps:
1. record output data with proper input signal
The input signal has to excite all relevant frequencies of the system in order to provide signicant
output data.
2. choose model structure
 grey box model
based on a physics model; preserves known structures with a number of unknown free pa-
rameters
 black box model
no underlying physics model, parameters have no direct physical meaning
3. estimate model parameter
The error e(k) has to be minimized by nding an appropriate parameter set θ for the model.
4. validate the model using a set of data different from that employed in the identication process
Attempts to identify the dynamics of superconducting cavities with Lorentz force detuning have been
made [23]. As an example, the Output Error model applied to an RF cavity is illustrated in Fig. 37.
In this model, no parameters are used to describe the disturbance characteristics d(t) and are therefore
Fig. 37: Structure of the Output Error (OE) model for system identification
simply added to the system output. The model describes the system dynamics separately. To identify the
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dynamics, the same inputs u(k) are applied to the model as to the real plant. The resulting differences in
the output e(t) = y(t) − yˆ(t) are used to optimize the parameter set θ which describes the model. This
is achieved by dening an error function with weighting matrix R. Apart from the goal of synthesizing
an optimal controller and obtaining a model for feed-forward generation, system identication can also
give insights about the system dynamics and provide information about not directly measurable states.
Examples for these states are Lorentz force detuning ∆ω(t) during an RF pulse [see Eq. (29)], the beam
phase with respect to the RF eld, or the cavity bandwidth, which is mainly determined by the external
coupling [24]. The principle of this approach is illustrated in Fig. 38. As is indicated, either the grey
Fig. 38: Example: system identification in pulsed high-gradient superconducting cavities with Lorentz force de-
tuning
box model (based on the cavity model of a LCR circuit in conjunction with differential equations for
the Lorentz force detuning [25]) can be chosen, or a black box model is applied, in which case the
determination of the appropriate model structure and order is typically a trial-and-error process.
6 Conclusion
The development of digital systems in the eld of RF applications for accelerators has expanded sig-
nicantly in the past decade due to the availability of greatly improved high-speed digital electronic
hardware. Fast feedback systems, which were usually the domain of analog systems, have been replaced
more and more by digital systems if the required regulation bandwidths are not too high. Digital low-level
RF systems have much in common with many other accelerator RF sub-systems such as beam diagnos-
tics. Common platforms for both areas are possible, but with dedicated analog front-end electronics.
The extensive diagnostics capabilities in digital RF systems allow the implementation of fully automated
procedures and calibration schemes for those complex systems. Because of high exibility and ease of
reconguration of software-based digital systems, more sophisticated algorithms than currently used are
expected to emerge in coming years.
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